Managing contamination delay to improve Timing Speculation architectures
نویسندگان
چکیده
Timing Speculation (TS) is a widely known method for realizing better-than-worstcase systems. Aggressive clocking, realizable by TS, enable systems to operate beyond specified safe frequency limits to effectively exploit the data dependent circuit delay. However, the range of aggressive clocking for performance enhancement under TS is restricted by short paths. In this paper, we show that increasing the lengths of short paths of the circuit increases the effectiveness of TS, leading to performance improvement. Also, we propose an algorithm to efficiently add delay buffers to selected short paths while keeping down the area penalty. We present our algorithm results for ISCAS-85 suite and show that it is possible to increase the circuit contamination delay by up to 30% without affecting the propagation delay. We also explore the possibility of increasing short path delays further by relaxing the constraint on propagation delay and analyze the performance impact. Subjects Algorithms and Analysis of Algorithms, Computer Architecture, Embedded Computing, Emerging Technologies
منابع مشابه
An explicit parallelism study based on thread-level speculation
Developments in parallel architectures are an important branch in computer science. The success of such architectures derives from their inherent ability to improve the program performances. However, their ability to improve the performance on programs depends on the parallelism extraction strategies, which are always limited by the logic of each sequential program. Speculation is the only know...
متن کاملمدل عملکردی تحلیلی FPGA برای پردازش با قابلیت پیکربندی مجدد
Optimizing FPGA architectures is one of the key challenges in digital design flow. Traditionally, FPGA designers make use of CAD tools for evaluating architectures in terms of the area, delay and power. Recently, analytical methods have been proposed to optimize the architectures faster and easier. A complete analytical power, area and delay model have received little attention to date. In addi...
متن کاملExploring Circuit Timing-aware Languages and Compilation
By adjusting the design of the ISA and enabling circuit timingsensitive optimizations in a compiler, we can more effectively exploit timing speculation. While there has been growing interest in systems that leverage circuit-level timing speculation to improve the performance and power-efficiency of processors, most of the innovation has been at the microarchitectural level. We make the observat...
متن کاملNumerical study of the effect of fuel injection timing on the ignition delay, performance parameters and exhaust emission of gas/dual fuel diesel engine using Computational Fluid Dynamics
Today, due to the various usage of compression ignition engines in urban transportation, as well as the need to reduce exhaust emissions and control fuel consumption, the use of alternative fuels has become common in diesel engines. Gaseous fuel is one of the most common alternative fuels that can be used in diesel engines. The utilization of alternative fuels in compression ignition engines re...
متن کاملTransit Signal Priority: Proposing a Novel Algorithm to Decrease Delay and Environmental Impacts in BRT Route Intersections
Intersections are considered as the most critical parts of the bus rapid transit (BRT) system. Transit signal priority is one of the efficient solutions to reduce BRT fleet delays at intersections. The aim of this study is to propose a new algorithm to decrease the BRT fleet delays at actuated intersections, while reducing the negative impacts on different approaches. The adaptive strategy is a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- PeerJ Computer Science
دوره 2 شماره
صفحات -
تاریخ انتشار 2015